AUTOMATED LOOP GENERATION FOR HIGH-PERFORMANCE FINITE DIFFERENCES (AND BEYOND)

F. Luporini¹, C. Yount⁴, M. Louboutin³, N. Kukreja¹, P. Witte², T. Burges⁵, M. Lange⁶, P. H. J. Kelly¹, F. Herrmann³, G. Gorman¹

¹Imperial College London ²The University of British Columbia ³Georgia Institute of Technology ⁴Intel Corporation ⁵DUG - DownUnder Geosolutions ⁶European Centre for Medium-Range Weather Forecasts (former Imperial College London)

Dagstuhl Seminar, March 2018

Driving application: inversion algorithms for seismic imaging





Driving application: inversion algorithms for seismic imaging



http://www.open.edu/openlearn/science--maths--technology/science/environmental--science/earths--physical--resources--petroleum/content--section--3.2.1

Issue I: Computational cost

Realistic full-waveform inversion (FWI) scenario:

O(10³) FLOPs per loop iteration or high memory pressure

- Realistic 3D grids with >10° grid points
- Often more than **3000 time steps**
- **Two** operators: forward + adjoint, to be executed ~15 times
- Usually 30000 shots
- ~ O(billions) TFLOPs

•>>> Days, weeks, months on supercomputers

Issue 2: Variations in physics and mathematics

- Overarching strategy for inversion
- Formulations of wave equations
- Space and time discretizations
- Boundary conditions, data acquisition, sources/receivers ...

Issue 3: Time flies...

- Proliferation of computer architectures
- Unmaintainable, impenetrable, non-portable legacy code
- Skepticism: C/C++/Fortran **IS** the way



```
void kernel(...) {
```

...

...

}

<impenetrable code with crazy
performance optimizations>



$$m\frac{\partial^2 u}{\partial t^2} + \eta\frac{\partial u}{\partial t} - \Delta u = 0$$

$$m\frac{\partial^2 u}{\partial t^2} + \eta\frac{\partial u}{\partial t} - \Delta u = 0$$

eqn = m * u.dt2 + eta * u.dt - u.laplace
 solve(eqn, u.forward)



eqn = m * u.dt2 + eta * u.dt - u.laplace
 solve(eqn, u.forward)



void kernel(...) { ... }



I) Flexibility in space/time discretization

u = TimeFunction(..., space_order=so)
eqn = m * u.dt2 + eta * u.dt - u.laplace
 solve(eqn, u.forward)



7

so=4

for (int time = time_m, t0 = (time)%(3), t1 = (time + 1)%(3), t2 = (time +
2)%(3); time <= time_M; time += 1, t0 = (time)%(3), t1 = (time + 1)%(3), t2 =
(time + 2)%(3)) {</pre>

for (int x = x_m; x <= x_M; x += 1) {</pre> for (int y = y_m; y <= y_M; y += 1) {</pre> <u>for</u> (int z = z m; z <= z M; z += 1) { u[t1][x + 4][y + 4][z + 4] = 2*pow(dt,3)*(-2.0833333333333333=4F*u[t0][x + 2][y + 4][z + 4] + 3.333333333333333=-3F*u[t0][x + 3][y + 4][z + 4] - 2.08333333333333=-4F*u[t0] [x + 4][y + 2][z + 4] + 3.333333333333333=3F*u[t0][x + 4][y + 3][z + 4] -2.08333333333333=4F*u[t0][x + 4][y + 4][z + 2] + 3.33333333333333=3F*u[t0][x + 4][y + 4][z + 3] - 1.875e-2F*u[t0][x + 4][y + 4][z + 4] +3.33333333333333=3F*u[t0][x + 4][y + 4][z + 5] = 2.08333333333333=4F*u[t0][x + 4][y + 4][z + 6] + 3.3333333333333333-3F*u[t0][x + 4][y + 5][z + 4] -2.08333333333333=-4F*u[t0][x + 4][y + 6][z + 4] + 3.333333333333333=-3F*u[t0] [x + 5][y + 4][z + 4] - 2.08333333333333=4F*u[t0][x + 6][y + 4][z + 4]]/(pow(dt, 2)*damp[x + 1][y + 1][z + 1] + 2*dt*m[x + 4][y + 4][z + 4]) +pow(dt, 2)*damp[x + 1][y + 1][z + 1]*u[t2][x + 4][y + 4][z + 4]/(pow(dt, 2)*damp[x + 1][y + 1][z + 1] + 2*dt*m[x + 4][y + 4][z + 4]) + 4*dt*m[x + 4][y + 4][z + 4]]+ 4][z + 4]*u[t0][x + 4][y + 4][z + 4]/(pow(dt, 2)*damp[x + 1][y + 1][z + 1])+ 2*dt*m[x + 4][y + 4][z + 4]) - 2*dt*m[x + 4][y + 4][z + 4]*u[t2][x + 4][y + 4][z + 4][y + 4][z + 4][y + 4][y + 4][z + 4][y + 4][z + 4][y + 4][y + 4][z + 4][y + 4][y + 4][z + 4][y +4][z + 4]/(pow(dt, 2)*damp[x + 1][y + 1][z + 1] + 2*dt*m[x + 4][y + 4][z + 4]);

}

}

}

so=12

for (int time = time_m, t0 = (time)%(3), t1 = (time + 1)%(3), t2 = (time +
2)%(3); time <= time_M; time += 1, t0 = (time)%(3), t1 = (time + 1)%(3), t2 =
(time + 2)%(3)) {</pre>

```
<u>for</u> (int x = x_m; x <= x_M; x += 1) {
           for (int y = y_m; y <= y_M; y += 1) {</pre>
               for (int z = z_m; z <= z_M; z += 1) {</pre>
                   u[t1][x + 12][y + 12][z + 12] = 2*pow(dt,
3)*(-1.5031265031265e-7F*u[t0][x + 6][y + 12][z + 12] +
2.5974025974026e-6F*u[t0][x + 7][y + 12][z + 12] - 2.23214285714286e-5F*u[t0][x
+ 8][y + 12][z + 12] + 1.32275132275132e-4F*u[t0][x + 9][y + 12][z + 12] -
6.69642857142857e-4F*u[t0][x + 10][y + 12][z + 12] + 4.28571428571429e-3F*u[t0]
[x + 11][y + 12][z + 12] - 1.5031265031265e-7F*u[t0][x + 12][y + 6][z + 12] +
2.5974025974026e-6F*u[t0][x + 12][y + 7][z + 12] - 2.23214285714286e-5F*u[t0][x
+ 12][y + 8][z + 12] + 1.32275132275132e-4F*u[t0][x + 12][y + 9][z + 12] -
6.69642857142857e-4F*u[t0][x + 12][y + 10][z + 12] + 4.28571428571429e-3F*u[t0]
[x + 12][y + 11][z + 12] - 1.5031265031265e-7F*u[t0][x + 12][y + 12][z + 6] +
2.5974025974026e-6F*u[t0][x + 12][y + 12][z + 7] - 2.23214285714286e-5F*u[t0][x
+ 12][y + 12][z + 8] + 1.32275132275132e-4F*u[t0][x + 12][y + 12][z + 9] -
6.69642857142857e-4F*u[t0][x + 12][y + 12][z + 10] + 4.28571428571429e-3F*u[t0]
[x + 12][y + 12][z + 11] - 2.2370833333333=2F*u[t0][x + 12][y + 12][z + 12] + 12][z 
4.28571428571429e-3F*u[t0][x + 12][y + 12][z + 13] - 6.69642857142857e-4F*u[t0]
[x + 12][y + 12][z + 14] + 1.32275132275132e-4F*u[t0][x + 12][y + 12][z + 15] -
2.23214285714286e-5F*u[t0][x + 12][y + 12][z + 16] + 2.5974025974026e-6F*u[t0]
[x + 12][y + 12][z + 17] - 1.5031265031265e-7F*u[t0][x + 12][y + 12][z + 18] +
4.28571428571429e-3F*u[t0][x + 12][y + 13][z + 12] - 6.69642857142857e-4F*u[t0]
[x + 12][y + 14][z + 12] + 1.32275132275132e-4F*u[t0][x + 12][y + 15][z + 12] -
2.23214285714286e-5F*u[t0][x + 12][y + 16][z + 12] + 2.5974025974026e-6F*u[t0]
[x + 12][y + 17][z + 12] - 1.5031265031265e-7F*u[t0][x + 12][y + 18][z + 12] +
4.28571428571429e-3F*u[t0][x + 13][y + 12][z + 12] - 6.69642857142857e-4F*u[t0]
[x + 14][y + 12][z + 12] + 1.32275132275132e-4F*u[t0][x + 15][y + 12][z + 12] -
2.23214285714286e-5F*u[t0][x + 16][y + 12][z + 12] + 2.5974025974026e-6F*u[t0]
[x + 17][y + 12][z + 12] - 1.5031265031265e-7F*u[t0][x + 18][y + 12][z + 12])/
(pow(dt, 2)*damp[x + 1][y + 1][z + 1] + 2*dt*m[x + 12][y + 12][z + 12]) +
```



So we must march backwards in time to let the information flow from an iteration to another ("true" flow dependences)

3) beyond finite differences (sparse functions)

u = TimeFunction(..., space_order=so)
 src = SparseFunction(...)

```
rec = SparseFunction(...)
```

```
eqns = [..., src.inject(...), rec.interpolate(...)]
```



Example Hydrophones only at the top of a 3D grid, but in general unaligned with the computational grid

Eventually, the generated loop nest can be quite complex

```
<u>for</u> (int time = time m, t0 = ..., t1 = ..., ...) {
  for (int x = x m; x <= x M; x += 1) {</pre>
    <u>for</u> (int y = y m; y <= y M; y += 1) {
      <u>for</u> (int z = z_m; z <= z M; z += 1) {
         u[t1][x + 12][y + 12][z + 12] = ...
       }
                                      Indirection array
    }
                                     rc <= p src M; p src += 1) {</pre>
  for (int p src = p src m;
    u[t1][map[...]][map[...]][map[...]] = ...
  }
  <u>for</u> (int p rec = p rec m; p rec <= p rec M; p rec += 1) {
    rec[time][p rec] = ...
  }
```

4) beyond finite differences (chained BLAS/contractions)

A = Function(...)

B = Function(...)

eqns = [Eq(D, A*B + A*C), Eq(F, D*E)]

...

4) beyond finite differences (chained BLAS/contractions)



Devito: program model



















FLOPs reduction by symbolic transformations

• Common sub-expressions elimination, factorization, ...

FLOPs reduction by symbolic transformations

• Common sub-expressions elimination, factorization, ...

Cross-iteration redundancies elimination



Vector folding via YASK (a Devito backend)

Data layout transformation + cross-loop vectorization to optimize bandwith usage



Vector folding via YASK (a Devito backend)

Data layout transformation + cross-loop vectorization to optimize bandwith usage



Acoustic on Skylake 8180 with YASK



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks. Intel internal measurements as of Dec 2017 on Intel® Xeon PhiTM processor 7250 with 16 GiB MCDRAM, 96 GiB DDR4 and/or Intel® Xeon® processor 8108 with 128 GiB DDR. Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown". Implementation of these updates may make these results inapplicable to your device or system.

Acoustic on Xeon Phi 7250 with YASK



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks. Intel internal measurements as of Dec 2017 on Intel® Xeon PhiTM processor 7250 with 16 GiB MCDRAM, 96 GiB DDR4 and/or Intel® Xeon® processor 8108 with 128 GiB DDR. Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown". Implementation of these updates may make these results inapplicable to your device or system.

Legal Disclaimer & Optimization Notice

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit http://www.intel.com/performance.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Statements in this document that refer to Intel's plans and expectations for the quarter, the year, and the future, are forward-looking statements that involve a number of risks and uncertainties. A detailed discussion of the factors that could affect Intel's results and plans is included in Intel's SEC filings, including the annual report on Form 10-K.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

Intel, Xeon, Xeon Phi, the Intel logo and others are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.

Optimization notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. (Notice revision #20110804)



Conclusions and resources

- Devito: an efficient and sustainable finite difference DSL system to express and execute "numerical kernels"
- Driven by real-world seismic imaging, inspired by projects such as FEniCS/Firedrake
- Based on actual compiler technology
- Interdisciplinary, interinstitutional research effort

Useful links

- Website: <u>http://www.devitoproject.org</u>
- GitHub: <u>https://github.com/opesci/devito</u>
- Slack: <u>https://opesci-slackin.now.sh</u>







POLYHEDRAL??

Appendix

Experimentation details

- Architectures
 - Intel® Xeon® Platinum 8180 Processor ("Skylake", 28 cores)
 - Intel® XeonPhi® 7250 (68 cores)
 - Quadrant mode (still no support for NUMA)
 - Tried 1, 2, 4 threads per core. Shown best.
- Compiler
 - ICC 18 -xHost -O3
 - -xMIC-AVX512 on Xeon Phi
 - -qopt-zmm-usage=high on Skylake
- Runs
 - Single socket
 - Pinning via Numactl
 - On the XeonPhi®, data fits in MCDRAM
- Roofline calculations:
 - Memory bandwidth: STREAM
 - CPU peak: pen & paper
 - Operational intensity: source-level analysis (automated through Devito)

Philosophy: optimizations at the <u>RIGHT</u> level of abstraction



Example: optimizations for FLOPs reduction

Operator([eqn1, eqn2, ..., eqn3])

- Runtime constant propagation
- Equation clustering, **NOT** loop fusion
- Symbolic transformations to minimize the operation count of the equations

all based on Python and SymPy; no trace of loops yet!

More aggressive FLOP reduction strategies



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks. Intel internal measurements as of Dec 2017 on Intel® Xeon PhiTM processor 7250 with 16 GiB MCDRAM, 96 GiB DDR4 and/or Intel® Xeon® processor 8108 with 128 GiB DDR. Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown". Implementation of these updates may make these results inapplicable to your device or system.

More aggressive FLOP reduction strategies



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks. Intel internal measurements as of Dec 2017 on Intel® Xeon PhiTM processor 7250 with 16 GiB MCDRAM, 96 GiB DDR4 and/or Intel® Xeon® processor 8108 with 128 GiB DDR. Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown". Implementation of these updates may make these results inapplicable to your device or system.

Beyond ID vectorization ...

Traditional "ID" vectorization requires lots of bandwidth



*Assuming cache line size = vector size.